This Can be a special form of read cycle implicitly addressed on the interrupt controller, which returns an interrupt vector. The 32-little bit tackle discipline is ignored. A single achievable implementation would be to produce an interrupt admit cycle on an ISA bus employing a PCI/ISA bus bridge. You got https://nathanlabsadvisory.com/vapt-services/